This work presents an ultra-low-voltage ultra-low-power weak inversion composite MOS transistor. The steady state power consumption and the linear swing signal of the composite transistor are comparable to a single transistor, whereas presenting very high output impedance. This work also presents two interesting applications for the composite transistor; a 1:1 current mirror and an extremely low power temperature sensor, a thermistor. Both implementations are verified in a standard 0.35-μm TSMC CMOS process. The current mirror presents high output impedance, comparable to the cascode configuration, which is highly desirable to improve gain and PSRR of amplifiers circuits, and mirroring relation in current mirrors.
Introduction
A saturated MOS transistor can be AC modeled (small signal) as a voltage controlled current source, and thus can be treated like that in circuit analysis. From the circuit analysis theory, a current source has infinite output impedance and therefore, the output voltage should have no influence in the supplied current. Unfortunately that is not the case in a real transistor, and therefore, the currents along the branches of the circuit may deviate from the ideal values [1] [2] . Nevertheless, the higher the output impedance of a transistor, the closer they become. This paper presents the concept of a composite transistor that, under weak inversion operation, provides a cascode increase in transistor output impedance, without increasing the power consumption or reducing the signal swing, and without the need of any additional biasing circuitry. Two applications of the composite transistor are presented: a current mirror and a temperature sensor. They both take advantage of the better output impedance of the composite transistor, when compared to the single transistor implementation.. A kind of composite transistor, working in strong inversion, was already proposed by Galup-Montoro for a series-parallel configuration [3] , but without presenting the features shown in this work. Composite configuration was also used in a GaAs MESFET [2] , where an early saturation effect provides a cascode effect.
Weak Inversion Composite Transistor Concept
The drain current I DS of a MOS transistor in weak inversion is based on the channel diffusion current, and can be given by expression (1), when referred to source voltage [4] , where I S is the characteristic current, T the absolute temperature, n the slope factor in weak inversion, k the Boltzmann constant and q is the charge of the electron (or the hole). This expression is consensus among the BSIM3v3 [4] , ACM [5] and EKV [6] models.
According to the modeling presented in [1] [6], the threshold voltage can be given as (2) , where V TO is the threshold voltage for a null V SB , and thus including the body effect in the transistor model working in weak inversion
The MOS transistor under weak inversion saturates at V DS ≥ 3 kT/q [1] . Similarly to the early saturation effect in MESFET transistors [2] , the weak inversion saturation is not correlated to the MOSFET overdrive voltage V GS -V TH , which allows the construction of a composite transistor under such biasing conditions [7] . The structure of the composite nMOS transistor is shown in Fig. 1 .a. In order to simplify schematics, Fig. 1 .b shows the symbol of the composite nMOS transistor. The expressions of current and voltage of the composite transistor can be derived directly from Fig. 1 .a, and are given by (3) . An analogous expression can be obtained for the pMOS transistor.
Initially, in order to simplify the analysis, the transistors will be implemented in the same well, thus causing body effect for transistor Q b . Considering that transistor Q b is saturated (condition imposed by the composite transistor biasing), the solution of current expression (3) is given by expression (4), based on the results of expressions (1) and (2) .
According to voltage expression (3), equation (4) can be rewritten as (5) . Observe that the voltage V DSa does not depend on voltage V GS of both transistors; this is the basis of the composite transistor, which is valid for weak inversion operation and not for strong inversion. Observe also that V DSa is PTAT, meaning that it is proportional to the absolute temperature, independent of the biasing current I DS , since the transistors are working in weak inversion.
In order to maintain weak inversion saturation of Q a , it is necessary that V DSa ≥ 3 kT/q. Once that condition is satisfied, the sizing of a composite transistor is given by equation (6), where the dimensions will force transistor Q a to work in saturation.
Therefore, a larger area is required for transistor Q b to maintain transistor Q a in saturation. In order to reduce the transistor ratio necessary to saturate transistor Q a , the transistors will be placed in independent wells, thus eliminating the influence of V SB voltage. Considering that transistor Q b is saturated, the solution of current expression (3) is given by expression (7), based on the results of expressions (1) and (2) .
Observe that unlike the former case, the composite transistor in independent wells does not have an explicit analytical solution. Therefore, based on the voltage expression (3), the approximate solution of expression (7) is given by (8) , which is more precise for larger ratio of Q b to Q a . As in the former case, voltage V DSa is still PTAT and independent of gate-source voltage of both transistors.
Consequently, in order to maintain weak inversion saturation of transistor Q a , it is necessary that V DSa ≥ 3 kT/q. Once that condition is satisfied, the sizing of a composite transistor is given by equation (9), where the dimensions will force transistor Q a to work in saturation.
The transistor ratio that saturates Q a is smaller if they are implemented in independent wells, as can be verified from expressions (9) and (6), since factor n is always larger than 1 in the transistor modeling The I DS x V DS behavior of a composite transistor implemented in the same well, under the same biasing conditions of a single nMOS transistor is given in Fig. 3 , where transistor Q a is 100μm/1μm (same size of the single transistor) and transistor Q b is 20 times larger, thus satisfying expression (6) . Based on the simulations, it can be observed that the output impedance of the composite transistor is much higher than the output impedance of the single transistor, under the same voltage and current conditions of the single transistor. As a result, it is possible to conclude that the composite transistor has a biasing similar to the single transistor, thus not increasing the power consumption. The composite transistor presents a behavior that is very similar to the ideal transistor: the ideal current source model. The output resistance is multiplied by the gain of a common-gate amplifier, thus becoming larger than the original, for the same V GS voltage. The current in the composite transistor is the same as in the single transistor Q a . Therefore, a small V DS voltage is enough to saturate both transistors Q a and Q b , as long as the transistor ratios (6) or (9) are satisfied, which in turn operates as a single transistor. Since the gain of amplifiers is directly proportional to the parallel of the output devices, the use of the composite transistor is capable of increasing the gain without any increase in the power supply.
A. Composite Transistor AC Model

Current Mirror
A single important application for the composite transistor is the current mirror. Current mirrors are used as current sources for circuit biasing or as active load for a differential pair; and both situations take advantage of the high output impedance of the composite transistor. Ideally, the output current should have no variation regarding variations in the output voltage [1] . Fig. 5 .a shows a single nMOS transistor current mirror and Fig. 5 .b shows its equivalent implementation using composite nMOS transistors. According to expression (6), transistor Q a is not saturated. That is not critical for this application once the cascode effect of the composite transistor assures the mirroring relation. Table I shows a comparison between the single current mirror and current mirror using the composite transistor, both at an 80 nA reference current. This value is compatible with the transistor dimensions and the weak inversion biasing for the CMOS process, as shown in Fig.  2 and Fig. 3 . According to Table I , the composite transistor implementation presents a better performance than the simple transistor implementation. Since voltage V DS of transistors Q 1a and Q 2a are always the same by cascode effect of transistors Q 1b e Q 2b , the topology itself assures the mirroring ratio despite variations of V out . It also provides the same voltage swing as the single transistor implementation without the need of any auxiliary biasing or even an increasing in the quiescent power consumption. On the other hand there is a significative area increase, along with its parasitic capacitances. According to references [1] [2], an amplifier gain stage is proportional to the transistors output impedance. Therefore, the implementation of active loads using composite transistors provides higher output impedance, and consequently, a larger open loop gain without the need of increasing the quiescent power consumption or even reducing the signal swing, when compared to the same implementation using single transistors.
Thermistor
As another interesting application, the composite transistor can be configured as a temperature sensor, a thermistor, of an extremely low power consumption. Fig. 6 shows the thermistor circuit topology, where transistors Q a and Q b form the composite transistor. A current source bias the circuit that does not require any additional care, since the V ptat voltage (V DSa itself) is independent of the current, according to expressions (5) and/or (8). The transistors were implemented in standard 0.35-μm TSMC CMOS process [8] . The transistors were implemented in the same well, since it is an n-well process. Transistor Q a is 100μm/1μm and transistors Q b is eight times larger. The composite transistor presents a PTAT voltage behavior for the indicated temperature range, in accordance to the theory. It consumes just 50 nW under a low temperature, thus turning a good solution for circuits with integrated sensors, as it is the case of intelligent sensor and thermo-shutdown protection. It is also a viable solution for biomedical and industrial instruments.
Conclusions
This work presented an ultra-low-voltage and ultra-lowpower composite transistor for weak inversion applications, that was implemented in a standard 0.35-μm CMOS TSMC process. The transistor presents high output impedance when compared to a single transistor. Therefore, a current mirror implemented using composite transistors presents very high output impedance, which is highly desirable to improve the mirroring relation. The swing is comparable to the simple implementation but the output impedance is comparable to a cascode configuration. It also improves the gain of amplifier stage [1] [2]. The composite transistor was also used in the implementation of an extremely low power thermistor. The thermistor is indicated for intelligent sensors and protection circuits that are capable of compensation for environmental temperatures. Two other applications for the composite transistor can be found in [9] e [10] .
